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a b s t r a c t
Recent advances in the power system handling capabilities of static switches have made
the use of the voltage source inverter (VSI) feasible at both transmission and distribution
levels. This paper is focused on comparison between optimal control strategies applied to
a system with unified power flow controller, shunt converter and series converter. The
control strategies were tested using a power system distribution model. The presented
results show that when the system is with one converter, there will be only two control
inputs in the system, making it possible to track only two outputs in the system. If the
objective is to maintain capacitor voltage constant, it is possible to track one output of
the system for the capacitor voltage to be maintained constant. When the system is with
two converters, then there will be four control inputs in system, and so it is possible to
track four outputs in the system. The series converter can eliminate the voltage flicker that
exists in the same branch the series converter is located in, while the shunt converter can
eliminate the current harmonics. The UPFC can remove both the current harmonics and
voltage flicker from the system.
© 2010 Elsevier Ltd. All rights reserved.
1. Introduction
FACTS are one aspect of the power electronics revolution that is taking place in all areas of electrical energy. Recent
advances in the power system handling capabilities of static switches havemade the use of the voltage source inverter (VSI)
feasible at both transmission and distribution levels. Refs. [1,2] provide an overview of the principle of work of most FACTS
devices. Refs. [2,3] provided an overview on the power system quality problems and main solutions to enhance the power
system quality. Ref. [4] gave a survey of active power line conditioning methodologies. Ref. [2] described the various types
of controllers for control of the Static Compensator (STATCOM), Static Synchronous Series Compensator (SSSC) and Unified
Power Flow Controllers (UPFC) as covered inmost existing papers. It also presented themain control schemes for all types of
active filters (shunt, series, shunt-series, and combination of active and passive filters) as covered by most papers. Ref. [5] is
one of the early papers that used the optimal state feedback to control STATECOM. In [2,6], there is a good description of the
optimal control design, including linear state regulator control, the output regulator control and linear quadratic tracker.
My earlier paper [7], presented three novel control strategies; optimal control with tracking according to desired steady
state behavior, optimal control with linear quadratic tracker design, and optimal control with tracking with PI controllers.
The strategies were tested using a power system distribution model. The presented results show that all three control
strategies improve the performance of the load flow, eliminating the current harmonics and voltage flicker.
This paper is focused on the comparison between optimal control strategies applied to a system with unified power
flow controller, shunt converter and series converter. Different tracking strategies were applied. The control strategies were
tested using a power system distribution model.
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Fig. 1. Power system distribution model with series and shunt connected converters.
2. Systemmodel
A power system distributionmodel, with series and shunt converters is shown in Fig. 1. The converters will be controlled
with a proper control strategy in order to control the load flow and eliminate the current harmonics and the voltage flicker
in the system.
where, Rs, Ls: Resistance and inductance of the first transmission line. RB, LB: Resistance and inductance of the second
transmission line. RE, LE : Resistance and inductance of the shunt converter branch. Vs + Vsh: Distorted sending end voltage.
Vr + Vrh: Distorted receiving end voltage. IL + ILh: Distorted load current. VB: Voltage injected by the series converter.
VE : Voltage injected by the shunt converter. Vdc : Capacitor voltage.
System parameters were chosen to be just a general example in order to simplify our cases under study and to derive
general conclusions from them,
Vs = 220 V, θs = 0, Vr = 100 V, θr = −pi/4,
RB = 1, LB = 0.1 H, RE = 1, LE = 0.1 H,
Rs = 1, Ls = 0.1 H
Vdc0 = 220 V, Cdc = 1 F, ω0 = 2pi ∗ 50,
Vsh = 50 V, ω0h = ω0/10, ILh = 1 A,
ω0h = ω0 ∗ 3, Vrh = 20 V, ω0h = ω0/10.
In order to derive the system state space equation, the dynamic equation for branch s,
p
[isa
isb
isc
]
=

−Rs
Ls
0 0
0 −Rs
Ls
0
0 0 −Rs
Ls

[isa
isb
isc
]
+ 1
Ls
[
vsa + vBa − vta
vsb + vBb − vtb
vsc + vBc − vtc
]
.
Transforming the above equations into the d–q plane gives
p
[
isd
isq
]
=
−
Rs
Ls
ω
−ω −Rs
Ls
[isdisq
]
+ 1
Ls
[
vsd − vBd − vtd
vsq − vBq − vtq
]
.
Similarly, the dynamic equation for branch B,
p
[
ibd
ibq
]
=
−
RB
LB
ω
−ω −RB
LB
[ibdibq
]
+ 1
Ls
[
vtd − vrd
vtq − vrq
]
.
Similarly, the dynamic equation for branch E,
p
[
iEd
iEq
]
=
−
RE
LE
ω
−ω −RE
LE
[iEdiEq
]
+ 1
LE
[
vtd − vEd
vtq − vEq
]
.
Observe that, two states can be eliminated because,
isd = iLd + iEd + ibd
isq = iLq + iEq + ibq.
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Fig. 2. System responses under voltage flicker at the supply side Vs = Vs + Vsh when no UPFC control is applied.
The capacitor voltage equations, CdcVdc
dVdc
dt = pE + pB[
pB
qB
]
= 3
2
[
vBd vBq
vBq −vBd
] [
isd
isq
]
[
pE
qE
]
= 3
2
[
vEd vEq
vEq −vEd
] [
iEd
iEq
]
where, pB, qB are the active and reactive powers observed by the series converter in the B branch, while pE, qE are the active
and reactive powers observed by the shunt converter in the E branch.
After linearization and mathematical manipulation, we can write the system in the following state space form,
x˙ = Ax+ Bu+ Ed
where,
x =

1isd
1isq
1ibd
1ibq
1vdc
 u =
1vBd1vBq1vEd
1vEq
 d =

1vsd
1vsq
1vrd
1vrq
1iLd
1iLq
1i˙Ld
1i˙Lq

.
and the output equation,
y = Cx+ Du+ Fd.
3. Optimal control of UPFC with tracking according to desired steady state behaviour
The problem is to find admissible control uwhich minimises,
J = 1
2
∫ ∞
0
(yTQy+ uTRu)dt.
The optimal control law that minimises J is given by [2],
u∗ = −Fsx∗
where,
Fs = R−1o (BTK + DTQ TC)
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Fig. 3. System responses under voltage flicker at the supply side Vs = Vs + Vsh when the proposed UPFC control applied (a) without capacitor voltage
feedback (b) with capacitor voltage feedback.
where, K is the solution of the Riccati equation
AToK + KAo + Qo − KBR−1o BTK = 0
Ao = A− BR−1o DTQ TC
Qo = CTQC − CTQDR−1o DTQ TC
Ro = R+ DTQD.
So, the closed loop model for the system will be,
x˙ = (A− BFs)x = Acx
y = (C − DFs)x = C ′x.
The suggested suboptimal output controller is given by [6],
u∗ = −Foy
where,
Fo = FsC ′+
C ′+ = C ′T (C ′C ′T )−1.
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Fig. 4. System responses under voltage flicker at the receiving end bus Vr = Vr + Vrh when no UPFC control.
In steady state, x˙ = 0 and so,
x = −A−1(Bu+ Ed)
y = C(−A−1(Bu+ Ed))+ Du+ Fd
(−CA−1B+ D)u = y− (−CA−1E + F)d
u = (−CA−1B+ D)−1y− (−CA−1B+ D)−1(−CA−1E + F)d.
So the control input ur that will provide the desired output yr at steady state can be given by,
ur = (−CA−1B+ D)−1yr − (−CA−1B+ D)−1(−CA−1E + F)d.
However there shall be a control input component urh that eliminates voltage flickers and current harmonics in the
system dh, which is given by,
urh = −(−CA−1B+ D)−1(−CA−1E + F)dh.
3.1. System responses due to voltage flicker at the supply side Vs = Vs + Vsh
Here, the simulation results are presented when a voltage flicker is assumed at the supply side, Vs = Vs + Vsh. Fig. 2
shows the corresponding system responses with no UPFC control applied, while Fig. 3 shows the system responses under
UPFC control with and without using capacitor voltage feedback. The proposed UPFC control is found to be able to eliminate
the voltage flicker at the supply side and maintain the desired load flow.
3.2. System responses due to voltage flicker at the receiving end bus Vr = Vr + Vrh
In this section, the simulation results are presented when a voltage flicker is assumed at the receiving end bus, Vr =
Vr + Vrh. Fig. 4 shows the corresponding system responses with no UPFC control applied, while Fig. 5 show the system
responses under the proposed UPFC control with and without using capacitor voltage feedback. The proposed UPFC control
strategy is found to be able to eliminate the voltage flicker at the receiving end bus and maintain the desired load flow.
3.3. System responses due to current harmonics ILh
In this section, the simulation results are presented in case of the existence of current harmonics ILh at the mid bus Vt .
Fig. 6 shows the corresponding system responseswith noUPFC control applied, and Fig. 7 shows the system responses under
UPFC control with and without using capacitor voltage feedback. The proposed UPFC control strategy is found to be able to
eliminate the current harmonics and maintain the desired load flow.
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Fig. 5. System responses under voltage flicker at the receiving end bus Vr = Vr + Vrh when the proposed UPFC control applied (a) without capacitor
voltage feedback (b) with capacitor voltage feedback.
4. Linear quadratic tracker design
The continuous linear quadratic tracker problem [2,6] is summarized as follows. The system model,
x˙ = f (x, y) = Ax+ Bu+ Ed
y = Cx+ Du+ Fd.
To keep a specified linear combination of the states y = Cx+Du+ Fd close to given reference track r(t), let us prescribe
the quadratic cost index,
J = ϑ(x(T ), T )+
∫ T
to
[L(x, u, t)]dt
J = 1
2
∫ T
to
[(Cx+ Du+ Fd− r)TQ (Cx+ Du+ Fd− r)+ uTRu]dt.
If we define the Hamiltonian function,
H = L(x, u, t)+ λT f (x, u, t)
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Fig. 6. System responses under current harmonics ILh when no UPFC control applied.
L = [Cx+ Du− r]TQ [Cx+ Du− r] + uTRu
L = (Cx)TQ (Cx)+ (Cx)TQ (Du)+ (Cx)TQ (Fd)− (Cx)TQr + (Du)TQ (Cx)+ (Du)TQ (Du)+ (Du)TQ (Fd)
−(Du)TQr − rTQ (Cx)− rTQ (Fd)− rTQ (Du)+ rTQr + uTRu+ (Fd)TQ (Cx)+ (Fd)TQ (Du)
−(Fd)TQr + (Fd)TQ (Fd).
The optimal control is given by solving,
State system,
x˙ = ∂H
∂λ
= f (x, u, t) = Ax+ Bu+ Ed t ≥ t0
y = Cx+ Du+ Fd.
Costate system,
−λ˙ = ∂H
∂x
=
(
∂ f
∂x
)T
λ+ ∂L
∂x
t ≤ T
−λ˙ = ATλ+ (CTQC)x+ (CTQD)u+ (CTQF)d− CTQr t ≤ T .
Stationary conditions,
0 =
(
∂ f
∂u
)T
λ+
(
∂L
∂u
)
∂L
∂u
= Ru+ DTQCx− DTQr + DTQDu+ DTQFd
0 = BTλ+ Ru+ DTQCx− DTQr + DTQDu+ DTQFd
u = −(R+ DTQD)−1(DTQCx− DTQr + DTQFd+ BTλ).
Then, the optimal controller becomes,
x˙ = Ax+ Bu+ Ed t ≥ t0
−λ˙ = ATλ+ (CTQC)x+ (CTQD)u− CTQr t ≤ T
u = −(R+ DTQD)−1(DTQCx− DTQr + BTλ+ DTQFd)
−λ˙ = ATλ+ (CTQC)x+ (CTQD)u− CTQr + CTQFd = (AT − CTQDR−1o BT )λ+ (CTQC − CTQDR−1o DTQC)x
+ (CTQDR−1o DTQ − CTQ )r + (−CTQDR−1o DTQF + CTQF)d.
If we considered,
H1 = A− BR−1o DTQC
H2 = −BR−1o BT
H3 = −(CTQC − CTQDR−1o DTQC)
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Fig. 7. System responses under current harmonics ILh when the proposed UPFC control applied a) without capacitor voltage feedback b) with capacitor
voltage feedback.
H4 = −(AT − CTQDR−1o BT )
H5 = BR−1o DTQ
H6 = −(CTQDR−1o DTQ − CTQ )
H7 = E − BR−1o DTQF
H8 = −CTQDR−1o DTQF + CTQF .
Then[
x˙
λ˙
]
=
[
H1 H2
H3 H4
] [
x
λ
]
+
[
H5
H6
]
r +
[
H7
H8
]
d.
Substituting,
λ = Sx+ v
λ˙ = S˙x+ Sx˙+ v˙.
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Fig. 8. System responses under current harmonics ILh when the UPFC control with linear quadratic tracker applied (a) without capacitor voltage feedback
(b) with capacitor voltage feedback.
From that,
v˙ = [H4 − SH2]v + [H6 − SH5]r + [H8 − SH7]d
S˙ = H3 − SH1 + H4S − SH2S
−S˙ = −H3 + SH1 − H4S + SH2S
AToK + KAo + Qo − KBR−1o BTK = 0
where,
H1 = Ao = A− BR−1o DTQ C
ATo = −H4 = AT − CTQDR−1o BT
Q0 = −H3 = CTQC − CTQDR−1o DTQC
H2 = −BR−1o BT
v˙ = [H4 − SH2]v + [H6 − SH5]r − [H8 − SH7]d.
H. Alasooly / Computers and Mathematics with Applications 60 (2010) 954–975 963
Fig. 9. System responses under voltage flicker at the receiving end Vr = Vr + Vrh when the UPFC control with linear quadratic tracker applied (a) without
capacitor voltage feedback (b) with capacitor voltage feedback.
In steady state, v˙ = 0
v = −[H4 − SH2]−1[H6 − SH5]r + [H4 − SH2]−1[H8 − SH7]d
v = Kr r + Kdd.
Thus,
u = −R−1o [BT (Sx+ v)+ DTQCx− DTQr + DTQFd]
u = −R−1o (BT S + DTQC)x+ (−R−1o BTKr + R−1o DTQ )r − (R−10 BTKd + R−1o DTQF)d.
We can summarise that continuous linear quadratic tracker optimal control as follows,
u = Fxx+ Fr r + Fdd
Fx = −R−1o (BT S + DTQC)
Fr = −R−1o BTKr + R−1o DTQ
Fd = −R−1o BTKd − R−1o DTQF
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Fig. 10. System responses under voltage flicker at the sending end bus Vs = Vs+Vsh when the proposed control applied on the series converter (a) without
capacitor voltage feedback (b) with capacitor voltage feedback.
where, S is the solution of the Riccati equation
AToS + SAo + Qo − SBR−1o BT S = 0
H1 = Ao = A− BR−1o DTQ C
ATo = −H4 = AT − CTQDR−1o BT
Q0 = −H3 = CTQC − CTQDR−1o DTQC
Ro = R+ DTQD
H1 = A− BR−1o DTQC
H2 = −BR−1o BT
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Fig. 11. System responses under voltage flicker at the receiving end bus Vr = Vr + Vrh when the proposed control applied on the series converter (a)
without capacitor voltage feedback (b) with capacitor feedback.
H3 = −(CTQC − CTQDR−1o DTQC)
H4 = −(AT − CTQDR−1o BT )
H5 = BR−1o DTQ
H6 = −(CTQDR−1o DTQ − CTQ )
H7 = E − BR−1o DTQF
H8 = −CTQDR−1o DTQF + CTQF .
After the solution of the linear quadratic tracker problem, the following control scheme is applied,
v∗Bd = k11 ∗ iSd + k12 ∗ iSq + k13 ∗ iBd + k14 ∗ iBq + k15 ∗ Vdc + VBdr
v∗Bq = k21 ∗ iSd + k22 ∗ iSq + k23 ∗ iBd + k12 ∗ iBq + k25 ∗ Vdc + VBqr
v∗Ed = k31 ∗ iSd + k32 ∗ iSq + k33 ∗ iBd + k34 ∗ iBq + k35 ∗ Vdc + VEdr
v∗Eq = k41 ∗ iSd + k42 ∗ iSq + k43 ∗ iBd + k44 ∗ iBq + k45 ∗ Vdc + VEqr
and the following values have been chosen
Qisd = 100 000; Qisq = 100 000;
Qibd = 100 000; Qisq = 100 000, QVdc = 1000 000; R = 0.1.
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Fig. 12. System responses under current harmonics ILh when the proposed control applied on the series converter (a) without capacitor voltage feedback
(b) with capacitor voltage feedback.
High values of weighting matrix Q are required to achieve the required level of tracking. Figs. 8 and 9 show the system
responses under the proposedUPFC controlwith andwithout using capacitor voltage feedbackwhen the system is subjected
to current harmonics, and voltage flicker at the receiving end bus, respectively. The UPFC controller design based on linear
quadratic tracker design will maintain approximately the same steady state values that were achieved with the controller
designed in the previous section, according to the desired steady state behaviour. However, it can be noted that when
capacitor voltage feedback used, the linear quadratic tracker could not succeed to eliminate the current harmonics and
voltage flicker efficiently. So, the following sections will focus on the control strategy based on the desired steady state
behaviour.
5. System with series converter
5.1. Suboptimal control of isd, isq, vdc with tracking according to steady state behaviour
The system is controlled with a series converter only while the control input of the shunt converter is set to zero; the
following control rule has been applied,
v∗Bd = k11 ∗ (isd − isdr)+ k12 ∗ (isq − isqr)+ k13 ∗ (vdc − vdcr)+ VBdr
v∗Bq = k21 ∗ (isd − isdr)+ k22 ∗ (isq − isqr)+ k23 ∗ (vdc − vdcr)+ VBqr .
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Fig. 13. System responses under voltage flicker at the sending end bus Vs = Vs + Vsh when the proposed control is applied on the series converter (a)
without capacitor voltage feedback (b) with capacitor feedback.
The following values have been chosen for Q,
Qisd = 10 000, Qisq = 10 000, Qvdc = 1000 000, R = 0.1.
The objective was to track isd and isq to the following values
isdr = 2.1212
isqr = −1.212
vdcr = 220.
System responses under voltage flicker at the sending and receiving end and current harmonics are shown in Figs. 10–12.
When the system is with one converter, there will be only two control inputs in the system, which means it is possible
to track only two outputs in the system, and if the objective is to keep the capacitor voltage constant, it is possible to track
one output for the system for the capacitor voltage to be maintained constant.
The simulation results show that when a system having only a series converter is controlled with a suboptimal control
of isd, isq, vdc , it will be generally able to eliminate the voltage flicker at the supply side, and at the same time can eliminate
the harmonics from all system voltages and currents. In case of a voltage flicker at the receiving end or a current harmonics
ILh at the mid bus, the suboptimal control of isd, isq, vdc could control only isd, isq, vdc at the desired state without harmonics,
but could not eliminate the harmonics from other system voltages and currents.
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Fig. 14. System responses under voltage flicker at the receiving end bus Vr = Vr + Vrh when the proposed control is applied on the series converter (a)
without capacitor voltage feedback (b) with capacitor voltage feedback.
5.2. Suboptimal control of ibd, ibq, vdc with tracking according to steady state behaviour
The following control rule has been applied,
v∗Bd = k11 ∗ (ibd − ibdr)+ k12 ∗ (ibq − ibqr)+ k13 ∗ (vdc − vdcr)+ VBdr
v∗Bq = k21 ∗ (ibd − ibdr)+ k22 ∗ (ibq − ibqr)+ k23 ∗ (vdc − vdcr)+ VBqr
and the following values have been chosen,
Qibd = 10 000, Qibq = 10 000, Qvdc = 100 000, R = 0.1.
The objective was to track ibd and ibq to the following values
ibdr = 1.5713
ibqr = −2.3570
vdcr = 220.
System responses under voltage flicker at the sending and receiving end and current harmonics are shown in Figs. 13–15.
It can be observed, when there is a voltage flicker at receiving or sending ends or a current harmonics ILh at the mid
bus, the suboptimal control scheme of ibd, ibq, vdc when applied to the series converter could control only ibd, ibq, vdc at the
desired state without harmonics, but could not eliminate the harmonics from other system voltages and currents.
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Fig. 15. System responses under current harmonics ILh when the proposed control is applied on the series converter (a) without capacitor voltage feedback
(b) with capacitor voltage feedback.
6. System with shunt converter
6.1. Suboptimal control of isd, isq, vdc with tracking according to steady state behaviour
The following control rule has been applied,
v∗Ed = k11 ∗ (isd − isdr)+ k12 ∗ (isq − isqr)+ k13 ∗ (vdc − vdcr)+ VEdr
v∗Eq = k21 ∗ (isd − isdr)+ k22 ∗ (isq − isqr)+ k23 ∗ (vdc − vdcr)+ VEqr
and the following values have been chosen,
Qisd = 10 000, Qisq = 10 000, Qvdc = 1000 000, R = 0.1.
The objective was to track isd, isq, vdc to the following values
isdr = 2.1212
isqr = −1.212
vdcr = 220.
The system responses under voltage flicker at the sending and receiving end and current harmonics are shown in
Figs. 16–18.
970 H. Alasooly / Computers and Mathematics with Applications 60 (2010) 954–975
Fig. 16. System responses under voltage flicker at the sending end bus Vs = Vs + Vsh when the proposed control is applied on the series converter
(a) without capacitor voltage feedback (b) with capacitor voltage feedback.
When a system having only a shunt converter is controlled with a suboptimal control of isd, isq, vdc , it will be generally
able to eliminate the current harmonics, at mid bus ILh, and at the same time can eliminate the harmonics from all system
voltages and currents. In case of a voltage flicker at the sending or receiving end, the suboptimal control of isd, isq, vdc could
control only isd, isq, vdc at the desired state without harmonics, but could not eliminate the harmonics from other system
voltages and currents. The main reason is that that when the system is with one converter, there will be only two control
inputs in the system, which means it is possible to track only two outputs in the system, and if the objective is to keep the
capacitor voltage constant, it is possible to track one output for the system for the capacitor voltage to be kept constant.
6.2. Suboptimal control of ibd, ibq, vdc with tracking according to steady state behaviour
The following control rule has been applied,
v∗Ed = k11 ∗ (ibd − ibdr)+ k12 ∗ (ibq − ibqr)+ k13 ∗ (vdc − vdcr)+ VEdr
v∗Eq = k21 ∗ (ibd − ibdr)+ k22 ∗ (ibq − ibqr)+ k23 ∗ (vdc − vdcr)+ VEqr
and the following values have been chosen,
Qibd = 10 000, Qibq = 10 000, Qvdc = 100 000, R = 0.1.
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Fig. 17. System responses under voltage flicker at the receiving end bus Vr = Vr + Vrh when the proposed control is applied on the series converter (a)
without capacitor voltage feedback (b) with capacitor feedback.
The objective was to track ibd, ibq, vdc to the following values
ibdr = 1.5713
ibqr = −2.3570
vdcr = 220.
The system responses under voltage flicker at the sending and receiving end and current harmonics are shown in
Figs. 19–21.
The shunt converter under suboptimal control scheme of ibd, ibq, vdc is found generally able to eliminate the current
harmonics at mid bus ILh, and at the same time will eliminate the harmonics from all system voltages and currents. When
there is a voltage flicker at the sending or receiving end, the suboptimal control of ibd, ibq, vdc could control only ibd, ibq, vdc
at the desired state without harmonics, but could not eliminate the harmonics from other system voltages and currents.
7. Comparison results
In the first part of paper, a comparison between tracking according to steady state behaviour and linear quadratic tracker
has been demonstrated. Then a comparison is made between systems with a unified power flow controller, shunt converter
and series converter in which tracking is applied according to steady state behavior.
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Fig. 18. System responses under current harmonics ILh when the proposed control is applied on the series converter (a) without capacitor voltage feedback
(b) with capacitor voltage feedback.
When the system is with two converters, then there will be four control inputs in system, and so it is possible to
track four outputs in the system, and if the objective is to keep the capacitor voltage constant, it is possible to track
three outputs of the system for the capacitor voltage to be maintained constant. The UPFC controller design based on
the desired steady state behavior is found to be more efficient at eliminating the voltage flicker at both the sending and
receiving ends, eliminating the current harmonics andmaintaining the desired load flowwhen compared to linear quadratic
tracker.
When the system is with one converter, there will be only two control inputs in the system, which means it is possible
to track only two outputs in the system and if the objective is to keep the capacitor voltage constant, it is possible to track
one output for the system for the capacitor voltage to be maintained constant.
When a system having only a series converter controlled with a suboptimal control of isd, isq, vdc , it will be generally able
to eliminate the voltage flicker at the supply side, and at the same time can eliminate the harmonics from all system voltages
and currents. In case of a voltage flicker at the receiving end or a current harmonics ILh at themid bus, the suboptimal control
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Fig. 19. System responses under voltage flicker at the sending end bus Vs = Vs + Vsh when the proposed control is applied on the series converter (a)
without capacitor voltage feedback (b) with capacitor feedback.
of isd, isq, vdc could control only isd, isq, vdc at the desired state without harmonics, but could not eliminate the harmonics
from other system voltages and currents.
The suboptimal control schemeof ibd, ibq, vdc when applied to the series converter could control only ibd, ibq, vdc at desired
state without harmonics, but could not eliminate the harmonics from other system voltages and currents, assuming there
is a voltage flicker at the sending or receiving ends or current harmonics ILh.
So, the series converter can eliminate efficiently the voltage flicker that exists at the same branch the series converter is
located.
When a system having only a shunt converter is controlled with a suboptimal control of isd, isq, vdc , it will be generally
able to eliminate the current harmonics, at mid bus ILh, and at the same time can eliminate the harmonics from all system
voltages and currents. In case of a voltage flicker at receiving end or sending end, the suboptimal control of isd, isq, vdc could
control only isd, isq, vdc at the desired state without harmonics, but could not eliminate the harmonics from other system
voltages and currents.
Similarly, when a system having only a shunt converter is controlled with a suboptimal control of ibd, ibq, vdc , it will be
generally able to eliminate the current harmonics ILh, and at the same time can eliminate the harmonics from all system
voltages and currents. In case of a voltage flicker at the sending or receiving end, the suboptimal control of isd, isq, vdc could
control only ibd, ibq, vdc at the desired state without harmonics, but could not eliminate the harmonics from other system
voltages and currents.
So, the shunt converter will be able to eliminate the current harmonics from the system under both suboptimal controls.
The UPFC can remove both the current harmonics and voltage flicker from the system.
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Fig. 20. System responses under voltage flicker at the receiving end bus Vr = Vr + Vrh when the proposed control is applied on the series converter (a)
without capacitor voltage feedback (b) with capacitor feedback.
8. Conclusion
Recent advances in the power system handling capabilities of static switches have made the use of the voltage source
inverter (VSI) feasible at both transmission and distribution levels. In the first part of paper, a comparison between tracking
according to steady state behaviour and a linear quadratic tracker has been demonstrated. Then a comparison is made
between systems with a unified power flow controller, shunt converter and series converter in which tracking is applied
according to steady state behavior.
When the system is with two converters, then there will be four control inputs in system, and so it is possible to track
four outputs in the system, and if the objective is to maintain capacitor voltage constant, it is possible to track three outputs
of the system for the capacitor voltage to be maintained constant. The UPFC controller design based on desired steady state
behavior is found to be more efficient at eliminating the voltage flicker at both the sending and receiving ends, eliminating
the current harmonics and maintaining the desired load flow when compared to a linear quadratic tracker.
When the system is with one converter, there will be only two control inputs in the system, making it possible to track
only two outputs in the system, and if the objective is to maintain capacitor voltage constant, it is possible to track one
output of the system for the capacitor voltage to be maintained constant. When the system is with two converters, then
there will be four control inputs in system, and so it is possible to track four outputs in the system. The series converter can
eliminate the voltage flicker that exists in the same branch the series converter is located in, while the shunt converter can
eliminate the current harmonics. The UPFC can remove both the current harmonics and voltage flicker from the system.
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Fig. 21. System responses under current harmonics ILh when the proposed control is applied on the series converter (a) without capacitor voltage feedback
(b) with capacitor voltage feedback.
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